chris/open-roms
1
0 Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

more Z80 work

Browse Source
This commit is contained in:
FeralChild64 committed 2020-12-29 23:02:12 +01:00
1 parent eab6efbe07
commit f7acce62b3
7 files changed
+608 -210
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

src/zvm_m65/z80_instr_load_16bit.s
+45 -1
View File
@@ -19,6 +19,50 @@ Z80_instr_31: +Z80_LD_REGnn_nn REG_SP ;
Z80_instr_DD_21: +Z80_LD_REGnn_nn REG_IX ; LD IX,nn
Z80_instr_FD_21: +Z80_LD_REGnn_nn REG_IY ; LD IY,nn
!macro Z80_LD_REGnn_REGnn .REGnn1, .REGnn2 {
lda .REGnn2+0
sta .REGnn1+0
jsr .REGnn2+1
sta .REGnn1+1
jmp ZVM_next
}
Z80_instr_F9: +Z80_LD_REGnn_REGnn REG_SP, REG_HL ; LD SP,HL
Z80_instr_DD_F9: +Z80_LD_REGnn_REGnn REG_SP, REG_IX ; LD SP,IX
Z80_instr_FD_F9: +Z80_LD_REGnn_REGnn REG_SP, REG_IY ; LD SP,IY
!macro Z80_LD_VIA_nn_REGnn .REGnn {
lda .REGnn+0
jsr (VEC_store_via_nn)
lda .REGnn+1
jsr (VEC_store_via_plus1)
jmp ZVM_next
}
Z80_illeg_ED_63: ; LD (nn),HL
Z80_instr_22: +Z80_LD_VIA_nn_REGnn REG_HL ; LD (nn),HL
Z80_instr_ED_43: +Z80_LD_VIA_nn_REGnn REG_BC ; LD (nn),BC
Z80_instr_ED_53: +Z80_LD_VIA_nn_REGnn REG_DE ; LD (nn),DE
Z80_instr_DD_22: +Z80_LD_VIA_nn_REGnn REG_IX ; LD (nn),IX
Z80_instr_FD_22: +Z80_LD_VIA_nn_REGnn REG_IY ; LD (nn),IY
Z80_instr_ED_73: +Z80_LD_VIA_nn_REGnn REG_SP ; LD (nn),SP
!macro Z80_LD_REGnn_VIA_nn .REGnn {
jsr (VEC_fetch_via_nn)
sta .REGnn+0
jsr (VEC_fetch_via_plus1)
sta .REGnn+1
jmp ZVM_next
}
Z80_illeg_ED_6B: ; LD HL,(nn)
Z80_instr_2A: +Z80_LD_REGnn_VIA_nn REG_HL ; LD HL,(nn)
Z80_instr_ED_4B: +Z80_LD_REGnn_VIA_nn REG_BC ; LD BC,(nn)
Z80_instr_ED_5B: +Z80_LD_REGnn_VIA_nn REG_DE ; LD DE,(nn)
Z80_instr_DD_2A: +Z80_LD_REGnn_VIA_nn REG_IX ; LD IX,(nn)
Z80_instr_FD_2A: +Z80_LD_REGnn_VIA_nn REG_IY ; LD IY,(nn)
Z80_instr_ED_7B: +Z80_LD_REGnn_VIA_nn REG_SP ; LD SP,(nn)
!macro Z80_PUSH_REGnn .REGnn {
lda .REGnn+1
jsr (VEC_store_stack)
@@ -47,4 +91,4 @@ Z80_instr_D1: +Z80_POP_REGnn REG_DE ;
Z80_instr_E1: +Z80_POP_REGnn REG_HL ; POP HL
Z80_instr_F1: +Z80_POP_REGnn REG_AF ; POP AF
Z80_instr_DD_E1: +Z80_POP_REGnn REG_IX ; POP IX
Z80_instr_FD_E1: +Z80_POP_REGnn REG_IY ; POP IY
Z80_instr_FD_E1: +Z80_POP_REGnn REG_IY ; POP IY