explained all similarities >3

This commit is contained in:
FeralChild64 committed 2020-06-27 12:01:51 +02:00
1 parent 76aaf298b8
commit bd9211e1ea
48 files changed
+149

No files matched your search

@@ -0,0 +1,3 @@
$01 + BIT + LDA #$02 + BIT + LDA #$03 + ... + LDA #$09
Ledder of LDA's and BIT's - a common 6502 space-saving trick to set the CPU register value depending on the jump address and perform common action. Not creative - not copyrightable.
+5
View File
@@ -0,0 +1,5 @@
$18 + CLC + RTS + LDA #$00 + STA (zeropage address does not match)
End of a routine reporting a success (by clearing Carry) followed by start of another routine, starting from putting 0 into .A register - plus some parts. Trivial - not copyrightable.
BTW, most of the time the routines are placed in the order determined by algorithm, using a specialized tool (without human intervention), and this order can undergo major changes after a small code modification - and this similarity is most likely caused by the currently determined ROM layout.
+3
View File
@@ -0,0 +1,3 @@
$02 + STA $B9 + RTS
Routine ending by setting a zeropage variable + plus some part. Trivial - not copyrightable.
+3
View File
@@ -0,0 +1,3 @@
ORA #$80 + STA $6A
Part of the code setting highest bit in a zeropage variable. Trivial - not copyrightable.
+5
View File
@@ -0,0 +1,5 @@
CLC + RTS + LDA #$00
End of a routine reporting a success (by clearing Carry) followed by start of another routine, starting from putting 0 into .A register. Trivial - not copyrightable.
BTW, most of the time the routines are placed in the order determined by algorithm, using a specialized tool (without human intervention), and this order can undergo major changes after a small code modification - and this similarity is most likely caused by the currently determined ROM layout.
+3
View File
@@ -0,0 +1,3 @@
JSR $AD9E (CHRGOT) + JSR (address does not match)
Call of a well-known subroutine + some part of other instruction. Trivial - not copyrightable.
+3
View File
@@ -0,0 +1,3 @@
$27 + STA $63 + LDA (zeropage address does not match)
Instruction (accessing well-known zeropage location) + some parts. Trivial - not copyrightable.
+3
View File
@@ -0,0 +1,3 @@
$28 + STA $64 + LDA (zeropage address does not match)
Instruction (accessing well-known zeropage location) + some parts. Trivial - not copyrightable.
+3
View File
@@ -0,0 +1,3 @@
$30 + BCC (offset matches) + CMP #$3C + BCC (offset does not match)
Part of code checking whether the valu is within the given range. Not creative - not copyrightable.
+3
View File
@@ -0,0 +1,3 @@
PHA + LDA $63 + PHA
Part of the code storing several values on stack. Trivial - not copyrightable.
+3
View File
@@ -0,0 +1,3 @@
RTS + LDA #$01 + BIT + LDA
Routine starting by setting .A to 1 or some other value, depending on entry address (common 6502 trick to save memoryy using BIT instruction). Not creative - not copyrightable.
+3
View File
@@ -0,0 +1,3 @@
RTS + LDA #$01 + BIT + LDA #$00
Routine starting by setting .A to 0 or 1 depending on entry address (common 6502 trick to save memoryy using BIT instruction). Not creative - not copyrightable.
+3
View File
@@ -0,0 +1,3 @@
RTS + CMP #$22 + BNE (offset does not match)
Routine starting by comparing accumulator to a predefined value - trivial, not copyrightable.
+3
View File
@@ -0,0 +1,3 @@
RTS + CMP #$22 + BNE (offset matches) + LDA $D4 + EOR (value does not match)
Part of a routine handling quote flag (QTSW - $D4 on zeropage) depending on quote symbol ($22). Not creative (nothing complicated here and the similarity doesn't even cover the whole flow) - not copyrightable.
+3
View File
@@ -0,0 +1,3 @@
$61 + LDA $65 + STA (zeropage addres does not match)
Instruction (accessing well-known zeropage location) + some parts. Trivial - not copyrightable.
+3
View File
@@ -0,0 +1,3 @@
$62 + ROR $63 + ROR $64 + ROR $65
Right-rotate on a multibyte variable (typical 6502 code) - trivial, not copyrightable.
+3
View File
@@ -0,0 +1,3 @@
$62 + ROR $63 + ROR $64 + ROR $65 + ROR $70
Right-rotate on a multibyte variable (typical 6502 code) - trivial, not copyrightable.
+3
View File
@@ -0,0 +1,3 @@
ADC $35 + STA $35
Adding a value to a zeropage variable. Trivial - not copyrightable.
+3
View File
@@ -0,0 +1,3 @@
ROR $62 + ROR $63 + ROR $64 + ROR $65
Rotate-right operation done on a 32-bit value (floating point accumulator mantissa) - trivial, not copyrightable.
+3
View File
@@ -0,0 +1,3 @@
ROR $62 + ROR $63 + ROR $64 + ROR $65 + ROR $70 + RTS + LDA (zeropage address does not match)
Unrolled loop that performs a simple operation (shift by one bit) on a well-known variable - floating point accumulator mantissa. Plus some p[art of another instruction, from a different subroutine. Not creative and rather trivial - not copyrightable.
+3
View File
@@ -0,0 +1,3 @@
ROR $63 + ROR $64 + ROR $65 + ROR $70
Right-rotate on a multibyte variable (typical 6502 code) - trivial, not copyrightable.
+3
View File
@@ -0,0 +1,3 @@
PLA + STA $6A + PLA + STA (address does not match)
Part of sequence storing several values on the stack. Trivial - not copyrightable.
+3
View File
@@ -0,0 +1,3 @@
PLA + STA $6B + PLA + STA (address does not match)
Part of sequence storing several values on the stack. Trivial - not copyrightable.
+3
View File
@@ -0,0 +1,3 @@
$69 + BNE (skip next instruction) + JMP (address does not match)
Instruction plus some parts - trivial, not copyrightable.
+3
View File
@@ -0,0 +1,3 @@
STA $35 + STY $36
Store two CPU registers in a 16-bit zeropage variable (FRESPC). Trivial - not copyrightable.
+3
View File
@@ -0,0 +1,3 @@
STA $65 + STA $64
Part of the code zeroing a temporary storage on zeropage. Trivial - not copyrightable.
+3
View File
@@ -0,0 +1,3 @@
STA ($F3),Y + DEY + BPL (offset matches)
Small part of the loop moving screen content. Not creative - not copyrightable.
+3
View File
@@ -0,0 +1,3 @@
LDY #$01 + LDA ($B2),Y + STA (zeropage address does not match)
Small part of the code (only 2 instructions fully match) fetching multi-byte value via zeropage pointer - trivial, not copyrightable.
+3
View File
@@ -0,0 +1,3 @@
LDY #$04 + LDA ($22),Y + STA (address does not match)
Small part of the code (only 2 instructions fully match) fetching multi-byte value via zeropage pointer - trivial, not copyrightable.
@@ -0,0 +1,3 @@
LDY #$04 + LDA ($22),Y + STA $65 + DEY + LDA ($22),Y + STA $64 + DEY + LDA ($22),Y + STA $63 + DEY + LDA ($22),Y
Unrolled loop that performs a simple operation (fetch from memory) on a well-known variable - floating point accumulator. Not creative and rather trivial - not copyrightable.
@@ -0,0 +1,3 @@
LDY #$04 + LDA ($22),Y + STA $6D + DEY + LDA ($22),Y + STA $6C + DEY + LDA ($22),Y + STA $6B + DEY + LDA ($22),Y
Part of unrolled loop that performs a simple operation (shift by one bit) on a well-known variable - floating point accumulator mantissa. Not creative and rather trivial - not copyrightable.
+3
View File
@@ -0,0 +1,3 @@
LDX #$19 + STX $16
Store predefined value in a well-known zeropage location. Trivial - not copyrightable.
+3
View File
@@ -0,0 +1,3 @@
LDA $01 + AND #$10 + BEQ (offset does not match)
Decision based on a state of a bit in a documented hardware register. Trivial - not copyrightable.
+4
View File
@@ -0,0 +1,4 @@
LDA $62 + PHA + LDA (zeropage address does not match)
Store zeropage variable on stack + some part - trivial, not copyrightable.
+3
View File
@@ -0,0 +1,3 @@
LDA $64 + STA $63
Small part (2 instructions) of code manipulating a floating code mantissa. Trivial - not copyrightable.
+3
View File
@@ -0,0 +1,3 @@
LDX $2D + LDY $2E
2 instructions to fetch zeropage variable (VARTAB) for usage by Kernal documented API. Trivial - not copyrightable.
+3
View File
@@ -0,0 +1,3 @@
LDX $3A + INX + BNE (offset does not match)
Check whether a zeropage variable contains $FF. Trivial - not copyrightable.
+3
View File
@@ -0,0 +1,3 @@
LDX $3A + INX + BEQ (offset does not match)
Check whether a zeropage variable contains $FF. Trivial - not copyrightable.
+3
View File
@@ -0,0 +1,3 @@
LDA #$EF + LDY #$E2
2 instructions fetching known zeropage variables. Trivial - not copyrightable.
+3
View File
@@ -0,0 +1,3 @@
$AE + JSR $AD9E (FRMEVL)
Instruction (calls a well-known routine) + some part. Trivial - not copyrightable.
+3
View File
@@ -0,0 +1,3 @@
$AE + JSR $AD9E (FRMEVL) + JSR (address does not match)
Instruction (calls a well-known routine) + some parts. Trivial - not copyrightable.
+3
View File
@@ -0,0 +1,3 @@
$B7 + BEQ (offset matches) + JSR (address does not match)
Instruction + some parts - trivial, not copyrightable.
+3
View File
@@ -0,0 +1,3 @@
CPY $B7 + BEQ (offset matches)
Decision based on a fact whether CPU register is equal to zeropage variable. Trivial - not copyrightable.
+3
View File
@@ -0,0 +1,3 @@
CPY $D3 + BNE (offset matches)
Decision based on a fact whether CPU register is equal to zeropage variable. Trivial - not copyrightable.
+3
View File
@@ -0,0 +1,3 @@
$CA + LDY #$00 + LDA (zeropage address does not match), Y
Instruction + some parts. Trivial - not copyrightable.
+3
View File
@@ -0,0 +1,3 @@
BNE (offset matches) + INY + TYA
Check for zero in some variable (or CPU register - similarity does not cover this part) + simple register manipulation. Not creative (too small fragment, this can be a piece of various routines) - not copyrightable.
+3
View File
@@ -0,0 +1,3 @@
$F9 + BEQ (offset matches) + JSR (address does not match)
Instruction + some parts - trivial, not copyrightable.
+3
View File
@@ -0,0 +1,3 @@
$FF followed by several 0's
Meaningless sequence of bytes, most likely caused by ROM not being full to the last byte. Not copyrightable.